Please see below the interview question :

1. What is difference between chop and chomp in perl?

2. How to use the package in perl ?

3. Write the code in verilog for opening the file to read and close the same file.

4. Have you worked on multi powered verification enviorment ?

5. what is setup time and hold time? If there is clock skew find out the formula for calculating the Max frequency.

6. After optimization if there is setup time violation ? What is the different techniques to overcome this problem ?

7. Using single XOR gate, make inverter

***** 8. synthesis result of the following code**

1. always @(posegde clk)

   a<=b

   b<=c

2. always @(posedge clk)

   a = b

   c = b

3. always @(posedge clk)

   a =b

   b = c

9. what if clock goes X in flop ? what are the different scenarios

10. In ternary assigment

c = (a == b) ? 1 : 0;

if a or b goes X.

11. Draw the block diagram of the UVM and explain the each block of the diagram.

12. What are the differnet phases in the UVM and why these are required in UVM ? Is all phases are time consuming

13. Why there is need of methdology in verification ?

14. what is mailbox , inheritance, semaphore, polymorphism ?

15. what is code and functional coverage ?

16. In code coverage which is difficult to achieve ?

***** 17. Explain the verification flow ?**

18. Can we skip gate level simulation ? Do we able to findout bug in the gate level simulation ?

19. What is **equivalance checking** and gate level simulation ?

We are using equivalnce checking to check the compatibility between the rtl code and gate level netlist. why there is need of

gate level simulation ?

20. Which violation will get reported in the gate level simulation and how to remove it ?

***** 21. For the example below what are the corner cases ?**

Four floor building has a lift. Last and first floor has only one switch. Floor 2nd and 3rd has two switches for going up and down.

Up switch has the highest priority.

***** 22. What precaution we have to take while developing the testbench ?**

23. Why 8b10b encoding used in the SRIO phy layer ?

24. What is bit stuffing in USB and why it is used ?

25. What are the differnet transfer in the USB and explain the control transfer in detail ?

*** 26 What is device **enumeration process** in USB ? Explain it in details.